Example of this would be generating a wishbone or AXI interconnect from a memory map, generating verilog from Chisel, generating $readmemh hex files from C code etc