https://open-source-silicon.dev logo
#general
Title
# general
o

Olof Kindgren

03/31/2021, 2:12 PM
Example of this would be generating a wishbone or AXI interconnect from a memory map, generating verilog from Chisel, generating $readmemh hex files from C code etc