We made some more modifications to our prefix adder generator. It now generates pretty pictures (and even identifies paths) in addition to producing RTL-based Verilog and is all open source. You can even mix different prefix trees together: https://github.com/tdene/synth_opt_adders… -- let us know any feedback.