Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
k
Kunal
09/30/2021, 7:16 PM
$5 to $10 discounts for VSD-VLSI expires in 10hrs
Final reminder for this month's $5-$10 for all online VSD VLSI courses on Udemy. It expires in next 10hrs Here are the links-
All VLSI courses using FPGAs and Skywater 130nm PDKs
VSD – Mixed signal RISC-V based SoC on FPGA
https://www.udemy.com/course/vsd-mixed-signal-risc-v-based-soc-on-fpga/?couponCode=ADFAC5CBE26F02FCD8A9
VSD Intern – Mixed Signal Physical Design flow with OpenLANE/Sky130
https://www.udemy.com/course/vsd-intern-mixed-signal-physical-design-flow/?couponCode=8F85AABAEA6BF072667A
VSD Intern – OpenRAM configuration for 4kB SRAM using Sky130
https://www.udemy.com/course/vsd-intern-openram-configuration-for-4kb-sram-using-sky130/?couponCode=EDCD835D2F75831CF39B
VSD Intern – Analog Bandgap Reference design usingSky130
https://www.udemy.com/course/vsd-intern-analog-bandgap-reference-design-using-sky130/?couponCode=913CF29822F35C5A009B
VSD Intern – Analog comparator design usingSky130
https://www.udemy.com/course/vsd-intern-analog-comparator-design-using-sky130/?couponCode=CCE144BEF5B6AA6BCFF1
VSD Intern - DAC IP design using Sky130 PDKs - Part 1 (specifications)
https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-1/?couponCode=973A4CA593F03E5A9E20
VSD Intern - DAC IP design using Sky130 PDKs - Part 2 (circuit design)
https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-2/?couponCode=C109BA62AD2B15796D88
VSD Intern - DAC IP design using Sky130 PDKs - Part 3 (layout)
https://www.udemy.com/course/vsd-intern-dac-ip-design-using-sky130-pdks-part-3/?couponCode=4C133920F6A945198DF3
VSD Intern – 10-bit DAC design using eSim and Sky130
https://www.udemy.com/course/vsd-intern-10-bit-dac-design-using-esim-and-sky130/?couponCode=4A60A8B792A604AEDD37
VLSI Backend fundamental courses
Physical design
https://www.udemy.com/course/vlsi-academy-physical-design-flow/?couponCode=5F0E0A2372F470E28328
Physical design webinar:
https://www.udemy.com/course/vsd-physical-design-webinar-using-eda-tool-proton/?couponCode=7874949012E1F9169197
Clock tree synthesis – Part 1:
https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis/?couponCode=B8B9C3D7F5AB7B3C6EAC
Clock tree synthesis – Part 2:
https://www.udemy.com/course/vlsi-academy-clock-tree-synthesis-part2/?couponCode=10A9694E53FE99008DB1
Signal Integrity:
https://www.udemy.com/course/vlsi-academy-crosstalk/?couponCode=E4275024D0291AA718A1
Static timing analysis – Part 1:
https://www.udemy.com/course/vlsi-academy-sta-checks/?couponCode=BD656BEFF1CF30C4E12E
Static timing analysis – Part 2:
https://www.udemy.com/course/vlsi-academy-sta-checks-2/?couponCode=9C7AEBEAEA1A994300DE
Timing ECO webinar:
https://www.udemy.com/course/vsd-timing-eco-engineering-change-order-webinar/?couponCode=ECE2517D5F148C7EB25E
Circuit design and SPICE simulations – Part 1:
https://www.udemy.com/course/vlsi-academy-circuit-design/?couponCode=18698D831602D4BD1F15
Circuit design and SPICE simulations – Part 2:
https://www.udemy.com/course/vlsi-academy-circuit-design-part2/?couponCode=38B0DACE0FC2C7F2FEC3
Custom Layout:
https://www.udemy.com/course/vlsi-academy-custom-layout/?couponCode=03F5F81CA00779D18BF9
Library characterization – Part 1:
https://www.udemy.com/course/vlsi-academy-library-characterization-part-1/?couponCode=449D5FD9A02AB325331F
Library characterization – Part 2:
https://www.udemy.com/course/vsd-library-characterization-and-modelling-part-2/?couponCode=FA064BC9A3E1395D9807
TCL Scripting – Part 1:
https://www.udemy.com/course/vsd-tcl-programming-from-novice-to-expert/?couponCode=3AC164EC140B7B174968
TCL Scripting – Part 2:
https://www.udemy.com/course/vsd-tcl-programming-from-novice-to-expert-part-2/?couponCode=697DAFF8C4C0CB57F733
RISC-V based theory and lab based online courses
RISC-V ISA:
https://www.udemy.com/course/vsd-riscv-instruction-set-architecture-isa-part-1a/?couponCode=402B7192483E760E7F84
https://www.udemy.com/course/vsd-riscv-instruction-set-architecture-isa-part-1b/?couponCode=BB9A8161541153E7C511
RISC-V based SoC Design:
https://www.udemy.com/course/vsd-making-the-raven-chip-how-to-design-a-risc-v-soc/?couponCode=68003DFC020477FEB7D7
RISC-V based Chip Physical Design:
https://www.udemy.com/course/vsd-soc-design-of-the-picorv32-riscv-micro-processor/?couponCode=C3F5D238522758FC8D43
RISC-V based core Pipeline design:
https://www.udemy.com/course/vsd-pipelining-risc-v-with-transaction-level-verilog/?couponCode=E2C9E9C556C1FF40C298
All the best. Do well and keep me posted on progress. Will be happy to help
#general
Join Slack