https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
k

Kunal

10/08/2021, 4:53 AM
VSDOpen2021 Tutorial 2 - Digital Design using Virtual FPGA As I mentioned in all my previous emails, this time VSDOpen2021 is dedicated only for VLSI and Semiconductor freshers.  VSDOpen2021 Second Tutorial invites (again) freshers only (strictly freshers) who are looking to learn Digital Design using Verilog from scratch and test it on a virtual FPGA board. What does it mean? We all write Verilog codes. But have we (freshers) ever tested it on hardware? At-least, I didn't have that opportunity in my college. But now, we have a visualization of an FPGA board on cloud, where you can test your verilog code. Testing is something which makes Verilog coding super cool Experts - Feel free to join to encourage freshers and look at our internship cum workshop model Technical Overview: This course will be an in-depth hands-on demo session on the Virtual FPGA Lab using the open-source Makerchip IDE Web platform. The course will start with the introduction of why we need Virtual FPGA Lab and going through the GitHub repository. Then we will introduce the participants to Verilog. Theory is useful, but nothing beats practice!! We will design a 4-way traffic light controller using the concept of Finite State Machines in Verilog. We then visualize the output with LEDs and seven-segment displays in the Makerchip Virtual FPGA platform. Every part of this course has a theory followed by a lab.The student is required to have just a basic understanding of logic gates and no knowledge of the EDA tools is required. Course Curriculum: Section 1: Makerchip and Virtual FPGA Lab theory and Lab Setup • Motivation: Why Virtual FPGA Lab and FPGA programming • Going through the GitHub repository • About the project – Simple 4-way traffic controller – problem statement and end result • Intro to LEDs and seven-segment – theory and lab Section 2: 4-way traffic light controller design • Introduction to Finite State Machines theory • Verilog FSM implementation of traffic light controller design • Integrate with LED and seven-segment Features - Low cost ($10), 1-day, cloud lab based workshop Timings - You can login at your own convenient time during 24-hrs duration of the workshop and start with lectures/labs at your own pace Workshop Start date - 19th October, 11:59pm IST Workshop End date - 20th October, 11:59pm IST Registration link- Indian Participants- https://pages.razorpay.com/fgpainr International Participants- https://pages.razorpay.com/vsdopenfgpa All the best and happy learning