https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
k

Kunal

04/18/2022, 4:50 AM
SKY130 RTL design workshop - Enroll, perform, get hired by Chipspirit I am very excited to announce that finally VSD and Chipspirit have worked out an exciting hiring strategy for everyone who were unable to perform during past VSD Marathons and hackathons due to personal emergencies, or exams or other commitments . Think of this super low cost high intensity 5-day workshop (same content like previous 5-day SKY130 RTL design workshops, but discounted to $29 from $70) as a mini hackathon, but with a guaranteed job only for participants who perform. Now (of course), there are terms and conditions listed below, but bottom line is you get a job offer only if you perform 1. No CGPA requirement (Rankers/Toppers/Marathon/hackathon Winners - you can skip this if you are already hired) 2. Top 10 Participants who successfully complete the workshop will get a direct job offer from Chipspirit (as per market rate for fresher) in the field of RTL design and will work on some cutting edge projects. 3. Evaluation criteria - A completed workshop lab report as will be explained during the workshop 4. No prerequisites to join this workshop as it covers all necessary basics 5. Location - Anywhere but person should be willing to join in Bangalore-office at work when WFH ends What do you lose? Nothing What do you gain? If you are in the top 10, you get a job. If you are not at top 10, you still get a $70 workshop at $29 For the first time ever, VSD is discounting 5-day workshop costs by more than 50% in the spirit of placing good candidates. Workshop registration link - https://www.vlsisystemdesign.com/rtl-design-using-verilog-with-sky130-technology/ About Chipspirit- • 50+ years of relevant experience under our belt and former appointments with companies like Intel, Broadcom, LSI, Freescale, Actel, Atmel and Synopsys. • Indian Navy Collaboration - A first of its kind implementation of cutting edge Security Application. • Worked with 7nm executions with a South-Korean multinational Giant. • Worked on the V2X platforms for a European MNC adhering to the ISO26262 standards for Netlist Verification of various Boot up sequences. • Presently working on the latest 10nm development with World’s Largest Processor company for next generation Server products. All the best and happy learning