@User This is also in our pipeline, but we didn’t look into it much yet - porting the current sign-off aprroach of openFPGA to SystemC rather than verilog / UVM simulation would be of great benefits.