I would personally avoid using the scan-chain DFF in configuration loading. Just because it will increase the area footprint significantly (Almost 50% of the FPGA area is consumed by the configuration circuitry). A small change in the DFF circuitry will lead to a big impact. But I have seen guys who prefer scan-chain DFFs in configuration circuitry because it can provide 100% testability.