@User My thinking about why this might be worth investigating is the theory you "use" the FPGA fabric a lot more then you "use" the configuration stuff -- hence it taking up 50% of the FPGA area seems like something has gone wrong....