@User Thanks for the comment. This is a typo when we finalizing the pin assignment. The GPIO[25] should be the mode switch. GPIO[0] is a regular I/O of the FPGA fabric. I will patch the figure.