Join Slack
Powered by
Lutsig: A Verified Verilog Compiler for Verified C...
# openfpga
a
Art Scott
12/23/2020, 4:47 PM
Lutsig: A Verified Verilog Compiler for Verified Circuit Development
http://www.cse.chalmers.se/~loow/papers/cpp2021.pdf
Lutsig currently targets (a class of) FPGAs and is capable of producing technology mapped netlists for FPGAs.
@User
@User
3
Views
Open in Slack
Previous
Next