Hello, I'm trying to run the generated verilog by OpenFPGA through the OpenLANE flow but it is failing synthesis because of multiple drivers, has someone tried this or knows how to resolve this?