Hi! Did you use vcs for your verification? Are you getting compile errors with

libs.ref/sky130_fd_sc_hd/verilog/primitives.v