https://open-source-silicon.dev logo
#openfpga
Title
# openfpga
x

Xifan Tang

05/07/2021, 10:06 PM
@User Yes. We changed the default_net_type to wire and hacked some verilog netlists. This works. Also we have try the openPDK, which process the Verilog netlists in a similar principle as our hacking. It also works.