Thats great. I have made Analog PLLs. For that too, we use combination of phase domain modelling, behavioral modeling and complete spice finally. It's a lengthy process. I am kinda cm curious hence, how it is for digital designs like adpll and dldo.