Verilog files technically don't need power pins
# osu
j
Verilog files technically don't need power pins