I attached a Verilog netlist of a 4-input 1-level multiplexer design, corresponding to the schematic. Note that the Verilog misses the input/output inverters. But I think buffering is required for a standard cell, so that we can generate correct lib timing.