If there is no tool for that I would prefer to develop a converter so that I can ingest any such Verilog netlist.