@User This is a bit old but covers some of the tricks for what they call “tactical” cell design for sram LUTs in FPGAs at 180nm: http://www.ece.ubc.ca/~lemieux/publications/akenova-tvlsi2007.pdf