https://open-source-silicon.dev logo
Channels
aa
abcc
activity
adiabatonauts
analog-design
announce
announcements
b2aws
b2aws-tutorial
bag
basebands
beagleboard
bluetooth
board-respin
cadence-genus
cadence-innovus
cadence-spectre
cadence-virtuoso
caravan
caravel
caravel-board
chilechipmakers
chip-yard
chipignite
chipignite2206q_stanford_bringup
chisel
coalition-for-digital-environmental-sustainability
community_denmark_dtu
containers
courses
design-review
design-services
dffram
digital-design
digital-electronics-learners
discord-mods
dynamic-power-estimation
efabless
electric
events
fasoc
fault
foss-asic-tools
fossee-iitb-esim
fossee-iitb-google-sky130
fpga
funding
fuserisc
general
generative-ai-silicon-challenge
genius-vlsi
gf180
gf180mcu
hardware-beginners
help-
ieee-sscs-cac-23
ieee-sscs-dc-21q3
ieee-sscs-dc-22
ieee-sscs-dc-23
ihp-sg13g2
images
infiniband
j-core
japan-region
junk
klayout
latam_vlsi
layouteditor
lvs
lvs-analysis
magic
magical
maker-projects
maker-zone
microwatt
mpw-2-silicon
mpw-one-clean-short
mpw-one-silicon
neuro-mem
nydesign
open_pdks
open-pdk
openadiabaticlogic
openfpga
openhighqualityresonators
openlane
openlane_cloudrunner
openlane-development
openocd
openpositarithmetic
openpower
openram
openroad
opentitan
osu
pa-test-chip
paracells
pd-openlane-and-sky130
picosoc
pll
popy_neel
power
private-shuttle
rad-lab-silicon
radio
rdircd
reram
researchers
rf-mmw-design
rios
riscv
sdram
serdes
shuttle
shuttle-precheck
shuttle-status
silicon-photonics
silicon-validation
silicon-validation-private
sky130
sky130-ci
sky130-pv-workshop
sky65
sky90
skywater
sram
stdcelllib
strive
swerv
system-verilog-learners
tapeout-job
tapeout-pakistan
team-awesome
timing-closure
toysram
travis-ci
uvm-learners
vendor-synopsys
venn
verification-be
verification-fe
verilog-learners
vh2v
vhdl
vhdl-learners
vliw
vlsi_verilog_using_opensource_eda
vlsi_verilog_using_opensoure_eda
vlsi-learners-group
vlsi101
waveform-viewers
xls
xschem
xyce
zettascale
Powered by
Title
t

Teo Ene

11/21/2020, 4:19 PM
Regarding the ANT cell @User, try adding this to the lib manually, before the final closed-bracket line of the file:
cell (sky130_osu_sc_18T_hs__ant) {
    area : 6.5934;
    cell_footprint : "sky130_osu_sc_18T_hs_";
    cell_leakage_power : 408733;
    pg_pin (GND) {
      pg_type : primary_ground;
      voltage_name : "GND";
    }
    pg_pin (VDD) {
      pg_type : primary_power;
      voltage_name : "VDD";
    }
    leakage_power () {
      value : 0;
      when : "A";
      related_pg_pin : GND;
    }
    leakage_power () {
      value : 6.80516e-05;
      when : "A";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 0;
      when : "!A";
      related_pg_pin : GND;
    }
    leakage_power () {
      value : 817467;
      when : "!A";
      related_pg_pin : VDD;
    }
    leakage_power () {
      value : 0;
      related_pg_pin : GND;
    }
    leakage_power () {
      value : 408733;
      related_pg_pin : VDD;
    }
    pin (A) {
      direction : input;
      related_power_pin : VDD;
      capacitance : 0.916996;
      rise_capacitance : 0.90973;
      rise_capacitance_range (0.000135963, 0.90973);
      fall_capacitance : 0.916996;
      fall_capacitance_range (0.00241029, 0.916996);
      receiver_capacitance () {
        receiver_capacitance1_rise (receiver_cap_power_template) {
          index_1 ("0.001, 0.00630957, 0.0398107, 0.251189, 1.58489, 10");
          values ( \
            "0.00152669, 0.00123984, -0.00464581, -0.0447933, -0.295021, -1.85615" \
          );
        }
        receiver_capacitance2_rise (receiver_cap_power_template) {
          index_1 ("0.001, 0.00630957, 0.0398107, 0.251189, 1.58489, 10");
          values ( \
            "0.00242036, 0.00364409, 0.00401322, 0.000926618, -0.00142953, -0.0192439" \
          );
        }
        receiver_capacitance1_fall (receiver_cap_power_template) {
          index_1 ("0.001, 0.00630957, 0.0398107, 0.251189, 1.58489, 10");
          values ( \
            "0.00183673, 0.00325572, 0.00416685, 0.00574206, 0.0080679, 0.0184597" \
          );
        }
        receiver_capacitance2_fall (receiver_cap_power_template) {
          index_1 ("0.001, 0.00630957, 0.0398107, 0.251189, 1.58489, 10");
          values ( \
            "0.00284305, 0.00412755, 0.00743581, 0.0315314, 0.165331, 0.99951" \
          );
        }
      }
      internal_power () {
        related_pg_pin : GND;
        rise_power (passive_power_template) {
          index_1 ("0.001, 0.00630957, 0.0398107, 0.251189, 1.58489, 10");
          values ( \
            "0, 0, 0, 0, 0, 0" \
          );
        }
        fall_power (passive_power_template) {
          index_1 ("0.001, 0.00630957, 0.0398107, 0.251189, 1.58489, 10");
          values ( \
            "0, 0, 0, 0, 0, 0" \
          );
        }
      }
      internal_power () {
        related_pg_pin : VDD;
        rise_power (passive_power_template) {
          index_1 ("0.001, 0.00630957, 0.0398107, 0.251189, 1.58489, 10");
          values ( \
            "-0.00478962, -0.00343355, 0.00221312, 0.0363652, 0.240219, 1.51341" \
          );
        }
        fall_power (passive_power_template) {
          index_1 ("0.001, 0.00630957, 0.0398107, 0.251189, 1.58489, 10");
          values ( \
            "7.11817, 7.11582, 7.09859, 6.98932, 6.28423, 1.82473" \
          );
        }
      }
    }
  }