I was able to create a macro using the osu_sc_18T_hs library and to route it with OpenLane. However, I get many DRC errors. In particular,

mcon.spacing < 0.19um (mcon.2)

between power pins of adjacent rows. So either the row height should be slightly larger than 6660nm, or we don't have exactly the same design rules, or I missed something!