Has anyone played with <https://github.com/antmicro/verilog-timings-parser>
t