<https://antmicro.com/blog/2023/01/open-source-systemverilog-uvm-support-in-verilator/>