Check out Dinesh Annaya's @Dinesh A RISCduino design that uses a hierarachical design methodology and other interesting design concepts to achieve good PPA and timing closure using OpenROAD and OpenLane. https://theopenroadproject.org/implementation-of-riscduino-core-using-a-hierarchical-design-flow/