cells because the cells are too far apart to be abutting on their abutment boxes. I expect that they might be vertically shifted by 5nm (one internal unit, or one manufacturing grid unit) which causes the 5nm local interconnect spacing errors.
r
Rita
12/27/2022, 8:21 PM
how would I unshift it by 1 unit
Rita
12/27/2022, 8:24 PM
I remember that I had zero DRC errors before, then I did something and suddenly I had over 800
m
Mitch Bailey
12/30/2022, 9:49 PM
@Rita Did you solve this? I was thinking that maybe your cell has been duplicated and offset by 1 unit. Try selecting and deleting and then maybe replacing.
r
Rita
12/30/2022, 10:51 PM
I talked with tim and we came to the conclusion that it was becuase I accidentally opened the file with the wrong tech (I didn't load the config file), and it snapped everything to the nearest 0.01 um instead of the 0.005um for the SKY130A process
Rita
12/30/2022, 10:51 PM
what I did was I manually went back and replaced all the transistors to force magic to reload them, that worked and I was able to get rid of all the DRCs with a few hours of work
Linen is a search-engine friendly community platform. We offer integrations with existing Slack/Discord communities and make those conversations Google-searchable.