This is for another code, I am getting this error, I checked the code, everything seems fine

Your top module reading

MAC

module name, but verilog file missing for the same