Hello, I have committed my verilog code in my repository, when I enter make <module name>, the ubuntu terminal says, make[1]: * No rule to make target '<module name>'. Stop. How should I solve this?

not your module name,but the dictionary name in open lane