open-source-silicon.dev

image.png

<@U016EM8L91B>After changing:
`set ::env(FP_PDN_MACRO_HOOKS) "\`
     `mprj vccd1 vssd1 "`
to
`set ::env(FP_PDN_MACRO_HOOKS) "\`
     `wb_openram_wrapper vccd1 vssd1 \`
     `openram_1kB    vccd1 vssd1 "`
I got LVS mismatch error with this log showing that for one macro vccd1 and vssd1 pins were not matched (left vs right):

For future, the issue was with setting FP_PDN_ENABLE_GLOBAL_CONNECTIONS instead of FP_PDN_ENABLE_MACROS_GRID. My fault :disappointed:

Hello <@U02K8P4M11N> I am too encountering the same issue how did you solve it?

<@U027NPAMY01> I removed FP_PDN_ENABLE_GLOBAL_CONNECTIONS and place FP_PDN_ENABLE_MACROS_GRID instead.

What is Linen?