< U016HSAH6AE> that layout is not very optimized It s missin open-source-silicon #paracells

Channels

mpw-6plus-silicon

pd-openlane-and-sky130

chipignite2206q_stanford_bringup

cadence-virtuoso

fossee-iitb-esim

dynamic-power-estimation

ieee-sscs-dc-23

gfmpw-0-silicon

silicon-validation

fossee-iitb-google-sky130

ieee-sscs-dc-22

mpw-one-silicon

cadence-innovus

verification-fe

foss-asic-tools

openpositarithmetic

openadiabaticlogic

hardware-beginners

design-services

private-shuttle

tapeout-pakistan

rad-lab-silicon

cadence-spectre

mpw-one-clean-short

coalition-for-digital-environmental-sustainability

vlsi_verilog_using_opensource_eda

vlsi_verilog_using_opensoure_eda

openlane_cloudrunner

digital-electronics-learners

verilog-learners

open-microelectronics-textbook

mwcas-2023-rtl2silicon

system-verilog-learners

vlsi-learners-group

chilechipmakers

silicon-validation-private

openhighqualityresonators

waveform-viewers

vendor-synopsys

silicon-photonics

opendataset-circuitnet-for-ml-tasks-in-vlsi-cad

generative-ai-silicon-challenge

community_denmark_dtu

shuttle-precheck

openlane-development

ieee-sscs-dc-21q3

sky130-pv-workshop

verification-be

Title

m

Matthew Guthaus

07/07/2020, 3:31 AM

@User that layout is not very optimized... It's missing some diffusion merging... Is that just a relative placement? The tx sizes seem odd relative to m1 size.

p

Philipp Gühring

07/07/2020, 11:49 AM

@Matthew Guthaus which layout are you referring to? Please explain.

m

Matthew Guthaus

07/07/2020, 12:23 PM

The DFF that mithro posted. There's an inverter on the left and right that could be flipped and the diffusions merged to make the cell narrower. This is just from a quick look.

The inverter in the middle as well can have the NMOS flipped to reduce the output route length and then the diffusion merged with the vdd/gnd to the left.