< U0172QZ342D> The bins vary depending on what model file is open-source-silicon #analog-design

Channels

hdl21

unic-cass-23

events

pd-openlane-and-sky130

chipignite2206q_stanford_bringup

dynamic-power-estimation

fossee-iitb-google-sky130

coalition-for-digital-environmental-sustainability

vlsi101

magical

vlsi_verilog_using_opensource_eda

basebands

vlsi_verilog_using_opensoure_eda

digital-electronics-learners

open-microelectronics-textbook

mwcas-2023-rtl2silicon

system-verilog-learners

vlsi-learners-group

chilechipmakers

silicon-validation-private

openhighqualityresonators

opendataset-circuitnet-for-ml-tasks-in-vlsi-cad

generative-ai-silicon-challenge

community_denmark_dtu

Title

Tim Edwards

06/04/2021, 1:42 PM

@User: The bins vary depending on what model file is included. You're running with

sky130.lib.spice

and corner

tt

And can you post the netlist so I can test it in ngspice without having to re-create it?

Matt Venn

06/04/2021, 1:59 PM

bad.spice

Did you get a chance to try it?

Line # 23884 of /sky130_fd_pr/cells/nfet_01v8/sky130_fd_prnfet_01v8tt.pm3.spice defines a model that should match right?

Tim Edwards

06/04/2021, 8:36 PM

Well, I ran your simulation and it runs fine. I changed the path to

sky130.libs.spice

to point to the one installed by

open_pdks

. There is a large chance that the dozen or more patches applied by

open_pdks

to the SkyWater library have something to do with the difference between your run and mine.

👍 1