Is VHDL supported or just verilog

VHDL via ghdl. I dont know how but @Anton Blanchard did a submission using it.

Thanks