Hi everyone! Does anybody know of a good open-source verilog netlist schematic viewer? Really miss that in my toolbox..

We had used "read_verilog", "Synth" and "show" commands in yosys Works for medium level designs How big is your design?

Its getting big enough that I would like to show only a subset of the design, and click my way through interesting paths.