Hello, I am running into an issue when running a post-parasitic extraction simulation for my analog 2-1MUX. Anyone have an idea of where I can start troubleshooting?

@Travis Jakl ofttimes problems in parasitic simulation are due to the order of the extracted circuit ports not matching the schematic symbol port order. Try searching slack for

simulation port order