I don't know that I can help a lot. Read through the catalog pages and then the resources referenced by them. If you are designing transistors your flow should be Design -> schematic capture (Xschem) -> simulation (Xyce or Ngspice) -> layout/DRC (Magic or Klayout) -> extraction (Magic) -> Extracted netlist LVS (netgen) -> simulation (Xyce or Ngspice)