I’d appreciate some help on the methodology of debugging a gate level verilog design synthesized by yosys. The gl verilog is 200K+ lines and consists of only standard cells. I’m detecting a Hi-Z input (disabled tristate inverter output) to a complex logic gate and I want to view the surrounding signals. Is there a way to extract the minimal logic cone for a given signal with yosys or some other tool?