GitHub
12/17/2024, 1:23 PMxyce support for RF MiM 3 terminal capacitor device.
1. Still the code needs to be fixed in order to support if-else statements (Verilog-A model)
2. A xschem test case for xyce was added
IHP-GmbH/IHP-Open-PDK
✅ All checks have passed
1/1 successful checksGitHub
12/17/2024, 2:10 PM