open-source-silicon.dev

hi , any logic equivalence tool used in the flow ? for rtl2 gate level checks. Or for net2net

I tried to turn on LEC in openlane flow. It failed at RTL to Gate LEC after yosys synthesis. So no question about LEC at the later stages. People are taping out with this.

<@U01UTPXQ2NQ> <@U0268926L04> any views on this

PR yet to reviewed: <https://github.com/The-OpenROAD-Project/OpenLane/pull/1365>
Merge this and test it at your end.

<@U02NNT94BK8> 1. dont tag me, 2. I have no idea

1. ok 2. i thought you might ! :slightly_smiling_face:

Thanks <@U0268926L04>. Looks like the issues was fixed in August. I tried before that. I will try again.

What is Linen?