Is there a problem having minimal metal area DRCs ...
# ihp-sg13g2
n
Is there a problem having minimal metal area DRCs caused by metal islands present in the VIAs std cells?
1
t
Yeah, in theory a small piece of trace must be attached to meet the min area.
👍 1
n
Can I make the metal boxes bigger in those vias to solve it?
t
Sure, but make sure it doesn't then get too close to tracks. Are you using those "manually" ?
n
The problem is within stacked via that connects layers with one layer in between. So im probably going to make a script to try to solve that
1
t
Yeah, but OpenRoad should take care of adding wire stubs to meet minimum area.
n
I’m using OR, but it isnt correcting that… Already tried to increase the minimun area in the LEF, but with no results
Is there any config that should be applied to make that work?
t
You'd have to ask the OR folks.
I know we had a couple of instances where we end up with a few DRC violations but we bumped up the min area a bit in the LEF and that did the trick when re-running the flow.
1