When trying to use the SRAM macro, Since the verilog file provided is not a gate level netlist, we have to add ///sta-blackbox to the verilog file right? Otherwise the single corner sta after synthesiz step of the project_wrapper will not pass. Is there any downsides to sta-blackboxing the SRAM macro?