open-source-silicon.dev

<https://github.com/IHP-GmbH/IHP-Open-PDK/issues/166|#166 Routing issue in `dfrbp_1` flop>
Issue created by <https://github.com/sergeiandreyev|sergeiandreyev>
*Environment*

• Klayout Version: 0.29.2
• OS/Platform: Linux

*Expected Behavior*

One should be able to connect CLK pin in `dfrbp_1` stdcell flop with M2

*Actual Behavior*

DRC violation when the Via is put because of too small distance between Reset M2 bar and CLK pin

*Steps to Reproduce the Problem*

1. Try to put min Via on CLK pin
2. Run DRC
3. It will produce violation
<https://github.com/IHP-GmbH/IHP-Open-PDK|IHP-GmbH/IHP-Open-PDK>

<https://github.com/IHP-GmbH/IHP-Open-PDK/issues/166|#166 Routing issue in `dfrbp_1` flop>
Issue closed as completed by <https://github.com/sergeiandreyev|sergeiandreyev>
<https://github.com/IHP-GmbH/IHP-Open-PDK|IHP-GmbH/IHP-Open-PDK>

What is Linen?