in typical chip designs, are the signal paths between gates within a single combinational block usually pretty short? how much variation is there? do you typically just connect adjacent (or nearly adjacent) standard cells?