https://open-source-silicon.dev
Join Slack
I'm having some trouble with running the default `user_project` provided by <https://github.com/efab...
# openlane
k
I'm having some trouble with running the default 
user_project
provided by https://github.com/efabless/caravel_user_project, and I think the problem may be during checking with openlane. On a fresh pull, I am getting "max fanout violations". Perhaps this is due to "This PDK does not support cvc" (I don't know what cvc means, and googling it is difficult. I included full logs with https://github.com/efabless/caravel_user_project/issues/150 (this is from stdout, stderr has no errors). Any thoughts? Thanks
m
There are 2 CVC programs. One is OSS CVC Verilog and the other is an ERC like program that I eventually plan to rename CVC-RV (for reliability verification). It will not cause your flow to fail.
a
"I'm having some trouble with running the default 
user_project"
you provided warning only. What is the reason why you concluded that the flow is failing?
k
Ok, so the cvc doesn't matter right? Or will be replaced later.
Copy code
There are max fanout violations in the design at the typical corner
I assume that max fanout violations are a bad thing that ought to be fixed
a
Yeah, there is a bug that diodes count as "fanouts" but should not
My point is: Its a warning. The flow should pass without failures
k
Oh wonderful. Good to know
@Arman Avetisyan Timothy Edwards responded on github to your "bug that diodes count as fanouts" with - "A diode is a connection with a capacitive load. Why should it not count as part of the fanout? Of course it's part of the fanout." Is there a particular distinction that makes this important?
11 Views
Open in Slack
PreviousNext
Powered by

What is Linen?

Linen is a search-engine friendly community platform. We offer integrations with existing Slack/Discord communities and make those conversations Google-searchable.

Powered by