Also, where is the doc ? Like ... 64 CLB but is there a diagram of what the CLB looks like ? Yes it's openfpga based, but that seems to have a lot of option, so I'd like to see some specialized doc targetted at exactly what was taped out.