#105 sg13g2_io: verilog: Add more cells Pull request opened by dnltz All IO cells, even simple Filler cells, have to be defined for chip-level simulations. Add more dummy cells for Corner and Filler cells. IHP-GmbH/IHP-Open-PDK ✅ All checks have passed 12/12 successful checks