open-source-silicon.dev

<https://github.com/IHP-GmbH/IHP-Open-PDK/issues/99|#99 Slit rules in process spec>
Issue created by <https://github.com/hpretl|hpretl>
Please add clarifying language whether the slitting rules `Slt.e` and `Slt.e1` in <https://github.com/IHP-GmbH/IHP-Open-PDK/blob/main/ihp-sg13g2/libs.doc/doc/SG13G2_os_layout_rules.pdf|https://github.com/IHP-GmbH/IHP-Open-PDK/blob/main/ihp-sg13g2/libs.doc/doc/SG13G2_os_layout_rules.pdf> are true for all metals, or just `TopMetal2`.

In addition, maybe the layer names should be mentioned which create these exceptions.
<https://github.com/IHP-GmbH/IHP-Open-PDK|IHP-GmbH/IHP-Open-PDK>