The best I can come up with is try make a GDS of the OpenSERDES Verilog and then run the I/O to big pads on the top metal layer to either attempt capacitive coupling, or decap the chip and contact the pads without the padframe (and associated ESD protection)
Linen is a search-engine friendly community platform. We offer integrations with existing Slack/Discord communities and make those conversations Google-searchable.
