When I am trying to test the LVS for resistor models I am getting following error. I tried running for rsil, rppd and rhigh and all of them are throwing same error. Other devices that I used ex. hvmos, lvmos and Mim caps are LVS clean.

Min Klayout is

KLayout 0.28.14+

, you need to update it.