Is it possible to draw layout of a circuit which is drawn by using symbols generated by verilog A file