:star2:Last day alert! Join our RISC-V RTL Design and Verification Workshop! :rocket: Are you passi...
v
🌟Last day alert! Join our RISC-V RTL Design and Verification Workshop! 🚀 Are you passionate about pushing the boundaries of innovation in the world of digital design? Do you want to master the art of RISC-V RTL design and verification? Look no further! 📅 Event Details: 5th to 9th Feb 🔍 Workshop Highlights: RISCV fundamentals Architectural State and Instruction Set Design process Microarchitectures Performance analysis Single cycle processor Single cycle datapath Single cycle control Adding more instructions Multicycle processor (datapath, control, adding more instructions) Pipelined processor (datapath, control, hazards) Design and walkthrough of RTL (verilog) of single cycle processor line by line Line by line testbench walkthrough of single cycle processor Advanced microarchitecture Deep pipelines Branch prediction Superscaler processors Out of order processor Multithreading concepts Multi core concepts Line by line RTL walkthrough of ibex RISC-V core Line by line verification and testbench walkthrough of ibex RISC-V core RISC-V Processor Memory Systems RISC-V Embedded Systems and IOs 👨‍🏫 Expert Instructors 🎓 Who Should Attend? 🔹 Aspiring RTL designers 🔹RTL Design professionals 🔹Verification engineers 🔹 Digital design enthusiasts 🔹 RISCV enthusiasts 🔹 Engineering students and professionals Don't miss out on this incredible learning opportunity to enhance your skills and stay ahead in the world of digital design and verification. Seats are limited, so register now to secure your spot! 📩 For registration and more information, contact: https://lnkd.in/gVpirNhG Join us in shaping the future of digital design with RISC-V! Let's unlock new possibilities together! 🌐 #RISC_V #RTLDesign #Verification #DigitalDesign #Workshop
s
Is this webinar (and schedule times please) or online video course?
v
This is online recordings + Live QnA. Contact here to book - https://lnkd.in/gVpirNhG
Do you have more questions?
s
Thanks for your answers. The course is an interesting one. I am presently pretty loaded down though, so am apprehensive about taking on a new topic to learn. Will have to do it later. Separately, the links you posted (book link etc) seem to be redirected to a phone number? Was expecting perhaps a website with further info. Due to time differences, a phone call may be more difficult (especially about 11.5 hrs diff in local times$
v
You can do the course as self learn as well. Here are the details - https://vlsideepdive.com/risc-v-microarchitecture-rtl-design-and-verification/
You plan to book?