Has anyone been able to preform gate level simulation of their mpw3 chip with the VexRiscv core? I'm running in to some issues with my OpenRAM testchip. Using the mpw3 tag of the caravel_user_project repo and mpw-3b of the caravel submodule I get sent down a rabbit hole of errors.