GitHub
11/19/2023, 7:27 PMrewrite with drw -l with SYNTH_ABC_LEGACY_REWRITE being set to 1 restoring the older functionality (0 by default)
~ Replace instances of ABC command refactor with drf -l with SYNTH_ABC_LEGACY_REFACTOR being set to 1 restoring the older functionality (0 by default)
~ Added delete t:\$print to synth.tcl to fix designs such as PPU with synthesized prints (as in efabless/openlane2#189)
Original PR body follows:
Re Yosys commands: rewrite & refactor
These commands are considered obsolete and unmaintained by Yosys
Replacement commands exist in the form of: drw & drf
See also:
YosysHQ/yosys#4039
#1523
* * *
[ci ets]
Resolves #2052
Depends on efabless/openlane-ci-designs#3
The-OpenROAD-Project/OpenLane
GitHub Actions: Test Design ./designs/ci/y_huff (gf180mcuC/gf180mcu_fd_sc_mcu7t5v0)
GitHub Actions: Test Design ./designs/ci/aes_core (sky130A/sky130_fd_sc_hd)
GitHub Actions: Test Design ./designs/ci/salsa20 (sky130A/sky130_fd_sc_hd)
✅ 27 other checks have passed
27/30 successful checksGitHub
11/22/2023, 1:45 PM